View EL5205IY-T13_907218.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
EL5104, EL5105, EL5204, EL5205, EL5304
Data Sheet October 26, 2005 FN7332.5
700MHz Slew-Enhanced VFAs
The EL5104, EL5105, EL5204, EL5205, and EL5304 represent high speed voltage feedback amplifiers based on the current feedback amplifier architecture. This gives the typical high slew rate benefits of a CFA family along with the stability and ease of use associated with the VFA type architecture. This family is available in single, dual, and triple versions, with 200MHz, 400MHz, and 700MHz versions. This family operates on single 5V or 5V supplies from minimum supply current. The EL5104 and EL5204 also feature an output enable function, which can be used to put the output in to a high-impedance mode. This enables the outputs of multiple amplifiers to be tied together for use in multiplexing applications.
Features
* Specified for 5V or 5V applications * Power-down to 17A * -3dB bandwidth = 700MHz * 0.1dB bandwidth = 45MHz * Low supply current = 9.5mA * Slew rate = 7000V/s * Low offset voltage = 10mV max * Output current = 160mA * AVOL = 1400 * Diff gain/phase = 0.01%/0.02 * Pb-free plus anneal available (RoHS compliant)
Applications
* Video amplifiers * PCMCIA applications * A/D drivers * Line drivers * Portable computers * High speed communications * RGB applications * Broadcast equipment * Active filtering
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright (c) Intersil Americas Inc. 2004-2005. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
EL5104, EL5105, EL5204, EL5205, EL5304 Pinouts
EL5104 (6 LD SOT-23) TOP VIEW
OUT 1 VS- 2 IN+ 3 +6 VS+ 5 ENABLE 4 INNC 1 IN- 2 IN+ 3 VS- 4 +
EL5104 (8 LD SO) TOP VIEW
8 ENABLE 7 VS+ 6 OUT 5 NC
EL5105 (5 LD SOT-23, SC-70) TOP VIEW
OUT 1 VS- 2 IN+ 3 +4 IN5 VS+
EL5204 (10 LD MSOP) TOP VIEW
OUT 1 IN- 2 IN+ 3 VS- 4 CE 5 + + 10 VS+ 9 OUT 8 IN7 IN+ 6 CE
EL5205 (8 LD SO, MSOP) TOP VIEW
OUTA 1 INA- 2 INA+ 3 VS- 4 + + 8 VS+ 7 OUTB 6 INB5 INB+ INA+ 1 CEA 2 VS- 3 CEB 4 INB+ 5 NC 6 CEC 7 INC+ 8
EL5304 (16 LD QSOP) TOP VIEW
16 INA+ 15 OUTA 14 VS+ + 13 OUTB 12 INB11 NC + 10 OUTC 9 INC-
Ordering Information
PART NUMBER EL5104IS EL5104IS-T7 EL5104IS-T13 EL5104ISZ (Note) EL5104ISZ-T7 (Note) EL5104ISZ-T13 (Note) EL5104IW-T7 EL5104IW-T7A EL5104IWZ-T7 (Note) EL5104IWZ-T7A (Note) EL5105IC-T7 EL5105IC-T7A EL5105IW-T7 EL5105IW-T7A EL5105IWZ-T7 (Note) EL5105IWZ-T7A (Note) PART MARKING 5104IS 5104IS 5104IS 5104ISZ 5104ISZ 5104ISZ n n BAEA BAEA C C f f BBMA BBMA TAPE & REEL 7" 13" 7" 13" 7" (3K pcs) 7" (250 pcs) 7" (3K pcs) 7" (250 pcs) 7" (3K pcs) 7" (250 pcs) 7" (3K pcs) 7" (250 pcs) 7" (3K pcs) 7" (250 pcs) 8 Ld SO 8 Ld SO 8 Ld SO 8 Ld SO (Pb-Free) 8 Ld SO (Pb-Free) 8 Ld SO (Pb-Free) 6 Ld SOT-23 6 Ld SOT-23 6 Ld SOT-23 (Pb-Free) 6 Ld SOT-23 (Pb-Free) 5 Ld SC-70 5 Ld SC-70 5 Ld SOT-23 5 Ld SOT-23 5 Ld SOT-23 (Pb-Free) 5 Ld SOT-23 (Pb-Free) PACKAGE PKG. DWG. # MDP0027 MDP0027 MDP0027 MDP0027 MDP0027 MDP0027 MDP0038 MDP0038 MDP0038 MDP0038 P5.049 P5.049 MDP0038 MDP0038 MDP0038 MDP0038
2
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Ordering Information (Continued)
PART NUMBER EL5204IY EL5204IY-T7 EL5204IY-T13 EL5204IYZ (Note) EL5204IYZ-T7 (Note) EL5204IYZ-T13 (Note) EL5205IS EL5205IS-T7 EL5205IS-T13 EL5205ISZ (Note) EL5205ISZ-T7 (Note) EL5205ISZ-T13 (Note) EL5205IY EL5205IY-T7 EL5205IY-T13 EL5205IYZ (Note) EL5205IYZ-T7 (Note) EL5205IYZ-T13 (Note) EL5304IU EL5304IU-T7 EL5304IU-T13 EL5304IUZ (Note) EL5304IUZ-T7 (Note) EL5304IUZ-T13 (Note) PART MARKING BTAAA BTAAA BTAAA BAAAF BAAAF BAAAF 5205IS 5205IS 5205IS 5205ISZ 5205ISZ 5205ISZ BVAAA BVAAA BVAAA BAAAG BAAAG BAAAG 5304IU 5304IU 5304IU 5304IUZ 5304IUZ 5304IUZ TAPE & REEL 7" 13" 7" 13" 7" 13" 7" 13" 7" 13" 7" 13" 7" 13" 7" 13" 10 Ld MSOP 10 Ld MSOP 10 Ld MSOP 10 Ld MSOP (Pb-Free) 10 Ld MSOP (Pb-Free) 10 Ld MSOP (Pb-Free) 8 Ld SO 8 Ld SO 8 Ld SO 8 Ld SO (Pb-Free) 8 Ld SO (Pb-Free) 8 Ld SO (Pb-Free) 8 Ld MSOP 8 Ld MSOP 8 Ld MSOP 8 Ld MSOP (Pb-free) 8 Ld MSOP (Pb-free) 8 Ld MSOP (Pb-free) 16 Ld QSOP 16 Ld QSOP 16 Ld QSOP 16 Ld QSOP (Pb-Free) 16 Ld QSOP (Pb-Free) 16 Ld QSOP (Pb-Free) PACKAGE PKG. DWG. # MDP0043 MDP0043 MDP0043 MDP0043 MDP0043 MDP0043 MDP0027 MDP0027 MDP0027 MDP0027 MDP0027 MDP0027 MDP0043 MDP0043 MDP0043 MDP0043 MDP0043 MDP0043 MDP0040 MDP0040 MDP0040 MDP0040 MDP0040 MDP0040
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304
Absolute Maximum Ratings (TA = 25C)
Supply Voltage between VS+ and GND. . . . . . . . . . . . . . . . . . 13.2V Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VS Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4V Maximum Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80mA VS+ to VS- Maximum Slew Rate . . . . . . . . . . . . . . . . . . . . . . . 1V/s Storage Temperature Range . . . . . . . . . . . . . . . . . .-65C to +150C Ambient Operating Temperature Range . . . . . . . . . .-40C to +85C Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150C
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
DC Electrical Specifications
PARAMETER VOS
VS = 5V, GND = 0V, TA = 25C, VCM = 0V, VOUT = 0V, VENABLE = GND or OPEN, unless otherwise specified. CONDITIONS EL5104, EL5105, EL5204, EL5205 EL5304 MIN -10 -18 TYP 3 5 10 8 4 50 60 VCM from -3V to +3V Guaranteed by CMRR test Common mode SO package Per amplifier VS+, per amplifier VS-, per amplifier 8.5 +1 -25 4 RL = 1k to GND RL = 150 to GND 55 65 60 3.6 3.8 -3.8 90 (VS+) -5 (VS+) -1 160 (VS+) -3 VS+ -3.6 56 -3 50 120 1 9.5 0 17 11 +25 -1 13.2 70 62 +3 30 15 MAX 10 18 UNIT mV mV V/C A A nA/C dB dB V k pF mA A A V dB dB V V mA V V
DESCRIPTION Offset Voltage
TCVOS IB IOS TCIOS PSRR CMRR CMIR RIN CIN IS,ON IS,OFF
Offset Voltage Temperature Coefficient Input Bias Current Input Offset Current Input Bias Current Temperature Coefficient Power Supply Rejection Ratio Common Mode Rejection Ratio Common Mode Input Range Input Resistance Input Capacitance Supply Current - Enabled Supply Current - Shut Down
Measured from TMIN to TMAX VIN = 0V VIN = 0V Measured from TMIN to TMAX
PSOR AVOL
Power Supply Operating Range Open Loop Gain
VOP VON IOUT VIH-EN VIL-EN
Positive Output Voltage Swing Negative Output Voltage Swing Output Current ENABLE Pin Voltage for Power Up ENABLE Pin Voltage for Shut Down
RL = 150 to 0V RL = 150 to 0V RL = 10 to 0V
4
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304
Closed Loop AC Electrical Specifications VS = +5V, GND = 0V, TA = 25C, VCM = +1.5V, VOUT = +1.5V, VCLAMP = +5V,
PARAMETER BW SR tR, tF OS tPD tS dG dP eN iN tDIS tEN IEN DESCRIPTION -3dB Bandwidth (VOUT = 200mVP-P) Slew Rate Rise Time, Fall Time Overshoot Propagation Delay 0.1% Settling Time Differential Gain Differential Phase Input Noise Voltage Input Noise Current Disable Time Enable Time Enable Pin Current Enabled, VEN = 0V Disabled, VEN = 5V -1 1 CONDITIONS VS = 5V, AV = 1, RF = 0 RL = 100, VOUT = -3V to +3V 0.1V step 0.1V step 0.1V step VS = 5V, RL = 500, AV = 1, VOUT = 2.5V AV = 2, RL = 150, VINDC = -1 to +1V AV = 2, RL = 150, VINDC = -1 to +1V f = 10kHz f = 10kHz 2000 MIN TYP 700 3000 0.4 10 0.4 7 0.01 0.02 10 54 180 650 1 25 7000 MAX VENABLE = 0V, AV = +1, RF = 0, RL = 150 to GND pin, unless otherwise specified. UNIT MHz V/s ns % ns ns % nV/Hz pA/Hz ns ns A A
5
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Typical Performance Curves
5 4 NORMALIZED GAIN (dB) 3 2 1 0 -1 -2 -3 -4 -5 100k 1M 10M 100M 1G 10G -3dB BW @ 925MHz -120 -180 -240 100k 1M 10M 100M FREQUENCY (Hz) 1G VS=5V AV=+1 RF=0 RL=500 PHASE () 240 180 120 60 0 -60 VS=5V AV=+1 RF=0 RL=500
FREQUENCY (Hz)
FIGURE 1. GAIN vs FREQUENCY (-3dB BANDWIDTH)
FIGURE 2. PHASE vs FREQUENCY
0.5 0.4 NORMALIZED GAIN (dB) 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 1 10 FREQUENCY (MHz) 100 VS=5V AV=+1 RF=0 RL=500 GAIN (dB) 0.1dB BW @ 39MHz
70 GAIN=40dB or 100 FREQ.=2.64MHz GAIN BW PRODUCT=2.64x100=264MHz
60
50
40
30 VS=5V RL=500 20 0 1 10 100
FREQUENCY (MHz)
FIGURE 3. 0.1dB BANDWIDTH
FIGURE 4. GAIN BANDWIDTH PRODUCT
300 GAIN-BANDWIDTH PRODUCT (MHz)
5 4 VS=5V RL=500 AV=+1 RF=0
250 NORMALIZED GAIN (dB)
3 2 1 0 -1 -2 -3 -4
200
150
100 VS=5V RL=500 50 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
AV=+5 RF=1.6k, RG=402 AV=+2 RF=RG=255 1M 10M 100M FREQUENCY (Hz) 1G
-5 100k
SUPPLY VOLTAGES (V)
FIGURE 5. GAIN BANDWIDTH PRODUCT vs SUPPLY VOLTAGES
FIGURE 6. GAIN vs FREQUENCY FOR VARIOUS +AV
6
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Typical Performance Curves
5 4 NORMALIZED GAIN (dB) 3 2 1 0 -1 -2 -3 -4 -5 100k 1M VS=3V VS=2V 10M 100M FREQUENCY (Hz) 1G 10G VS=4V AV=+1 RF=0 RL=500
(Continued)
5 4 VS=5 AV=+1 RF=0
VS=6V VS=5V
NORMALIZED GAIN (dB)
3 2 1 0 -1 -2 -3 -4 -5 100k
RL=1k
RL=500
RL=150 RL=75 RL=50 1M 10M 100M 1G 10G
FREQUENCY (Hz)
FIGURE 7. GAIN vs FREQUENCY FOR VARIOUS Vs
FIGURE 8. GAIN vs FREQUENCY FOR VARIOUS RL (AV=+1)
5 4 NORMALIZED GAIN (dB) 3 2 1 0 -1 -2 -3 -4 -5 100k 1M RL=50 RL=75 RL=150 10M FREQUENCY (Hz) 100M 1G VS=5 AV=+2 RF=255 RL=500 RL=1k
5 4 NORMALIZED GAIN (dB) 3 2 1 0 -1 -2 -3 -4 -5 100k 1M RL=50 RL=75 RL=150 10M 100M FREQUENCY (Hz) 1G RL=500 VS=5 AV=+5 RF=1600 CL=12pF
RL=1k
FIGURE 9. GAIN vs FREQUENCY FOR VARIOUS RL (AV=+2)
FIGURE 10. GAIN vs FREQUENCY FOR VARIOUS RL (AV=+5)
5 4 NORMALIZED GAIN (dB) 3 2 1 0 -1 -2 -3 -4 -5 100k 1M 10M 100M FREQUENCY (Hz) 1G 10G CL=0pF VS=5 AV=+1 RF=0 RL=500 CL=22pF NORMALIZED GAIN (dB) CL=12pF CL=5.6pF CL=3.3pF
5 4 3 2 1 0 -1 -2 -3 -4 -5 100k 1M 10M 100M FREQUENCY (Hz) 1G CL=0pF VS=5 AV=+2 RF=255 RL=500 CL=22pF CL=15pF CL=8.2pF CL=33pF
FIGURE 11. GAIN vs FREQUENCY FOR VARIOUS CL (AV=+1)
FIGURE 12. GAIN vs FREQUENCY FOR VARIOUS CL (AV=+2)
7
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Typical Performance Curves
5 4 NORMALIZED GAIN (dB) 3 2 1 0 -1 -2 -3 -4 -5 100k 1M 10M 100M FREQUENCY (Hz) 1G CL=22pF CL=0pF VS=5 AV=+5 RF=1600 RL=500 CL=100pF NORMALIZED GAIN (dB) CL=68pF CL=39pF
(Continued)
5 4 3 2 1 0 -1 -2 -3 -4 -5 100k 1M 10M 100M 1G 10G RF=0
VS=5 AV=+1 RL=500
RF=100 RF=50 RF=25
FREQUENCY (Hz)
FIGURE 13. GAIN vs FREQUENCY FOR VARIOUS CL (AV=+5)
FIGURE 14. GAIN vs FREQUENCY FOR VARIOUS RF (AV=+1)
5 4 NORMALIZED GAIN (dB) 3 2 1 0 -1 -2 -3 -4
NORMALIZED GAIN (dB)
VS=5 AV=+2 RL=500
5 RF=604 RF=511 RF=402 4 3 2 1 0 -1 -2 -3 -4 1M 10M FREQUENCY (Hz) 100M 1G
VS=5 AV=+5 RL=500
RF=6k RF=4k RF=2k
RF=255 RF=50
RF=1k RF=100
-5 100k
-5 100k
1M
10M 100M FREQUENCY (Hz)
1G
FIGURE 15. GAIN vs FREQUENCY FOR VARIOUS RF (AV = +2)
FIGURE 16. GAIN vs FREQUENCY FOR VARIOUS RF (AV = +5)
5 4 NORMALIZED GAIN (dB) 3 2 1 0 -1 -2 -3 -4 -5 100k 1M 10M 100M FREQUENCY (Hz) 1G CIN=1pF CIN=0pF VS=5 AV=+2 RF=RG=255 RL=500 CIN=3.9pF NORMALIZED GAIN (dB) CIN=2.7pF CIN=2.2pF
5 4 3 2 1 0 -1 -2 -3 -4
VS=5 AV=+5 RG=402 RL=1600 CL=15pF
CIN=4.7pF CIN=3.3pF CIN=2.2pF
CIN=1.5pF CIN=0pF
-5 100k
1M
10M FREQUENCY (Hz)
100M
1G
FIGURE 17. GAIN vs FREQUENCY FOR VARIOUS CIN(-) (AV = +2)
FIGURE 18. GAIN vs FREQUENCY FOR VARIOUS CIN(-) (AV = +5)
8
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Typical Performance Curves
70
(Continued)
100
AV=+2 VS=5V
OPEN LOOP GAIN (dB)
50
10 ZOUT ()
30
1
10
-10
0.1
-30 1k
10k
100k
1M
10M
100M
1G
0.01 10k
100k
1M FREQUENCY (Hz)
10M
100M
FREQUENCY (Hz)
FIGURE 19. OPEN LOOP GAIN AND PHASE vs FREQUENCY
FIGURE 20. ZOUT vs FREQUENCY
-10
AV=+5 VS=5V
10
AV=+1 VS=5V
-30
-10
CMRR (dB)
-70
PSRR (dB)
-50
-30
-50 VS+
-90
-70
VS-
-110 1k
10k
100k
1M
10M
100M
1G
-90 1k
10k
100k
1M
10M
100M
1G
FREQUENCY (Hz)
FREQUENCY (Hz)
FIGURE 21. CMRR vs FREQUENCY
FIGURE 22. PSRR vs FREQUENCY
10 MAX OUTPUT VOLTAGE SWING (VP-P) 9 8 7 6 5 4 3 2 1 VS=5V AV=+2 RF=RG=402 1M 10M 100M FREQUENCY (Hz) 1G RL=150 GROUP DELAY (ns) RL=500
30 25 20 15 10 5 0 -5 -10 -15 -20 -25 -30 100k 1M 10M 100M FREQUENCY (Hz) 1G VS=5V AV=+1 RF=0 RL=500
0 100k
FIGURE 23. MAX OUTPUT VOLTAGE SWING vs FREQUENCY
FIGURE 24. GROUP DELAY vs FREQUENCY
9
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Typical Performance Curves
-10 -20 -30 ISOLATION (dB) -40 -50 -60 -70 -80 -90 -100 100k 1M 10M 100M FREQUENCY (Hz) 1G INPUT TO OUTPUT GAIN (dB) VS=5V AV=+1 RF=0 CHIP DISABLED
(Continued)
0 -10 VS=5V -20 AV=+1 -30 RF=0 -40 RL=500 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 100k 1M
OUTPUT TO INPUT
A IN TO B OUT
B IN TO A OUT NOTE: This was done on the EL5205 (dual op amp). 10M 100M FREQUENCY (Hz) 1G
FIGURE 25. INPUT AND OUTPUT ISOLATION
FIGURE 26. CHANNEL TO CHANNEL ISOLATION
-40 HARMONIC DISTORTION (dBc) -50 -60 -70 -80 -90 -100
-20 VS =5V AV=+1 RF=0 RL=500 VOUT=2VP-P -30 -40 THD (dBc) T.H.D -50 -60 -70 -80 -90 -100 1M 10M 100M FUNDAMENTAL FREQUENCY (Hz) 0
VS =5V AV=+5 RG=402 RF=1600 RL=500 CL=15pF
FIN = 10MHz
2ndH.D. 3rd H.D.
FIN = 1MHz
-110 100k
1
2
3
4
5
6
7
8
OUTPUT VOLTAGES (VP-P)
FIGURE 27. HARMONIC DISTORTION vs FREQUENCY
FIGURE 28. TOTAL HARMONIC DISTORTION vs OUTPUT VOLTAGES
6 5 4 AMPLITUDE (V) 3 2 1 0 -1 -2 -3 -600 -400 -200 0 ENABLE SIGNAL
AMPLITUDE (V)
Vs =5V AV=+1 RF=0 RL=500 VOUT=2VP-P
6
Vs =5V 5 AV=+1 RF=0 4 R =500 L 3 VOUT=2VP-P 2 1 0 -1 -2
DISABLE SIGNAL
OUTPUT SIGNAL
OUTPUT SIGNAL
200 400 600 800 1000 1200 1400 1600 TIME (ns)
-3 -600 -400 -200
0
200 400 600 800 1000 1200 1400 1600 TIME (ns)
FIGURE 29. TURN-ON TIME
FIGURE 30. TURN-OFF TIME
10
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Typical Performance Curves
1K VS=5V
(Continued)
0.5 0.4
NOISE VOLTAGE (nV/Hz)
AMPLITUDE (V)
100
Vs =5V AV=+1 RF=0 RL=500 0.3 VOUT=400mV 0.2 0.1 0.0 -0.1 -0.2 TFALL = 860ps TRISE=852ps
10
1 10
100
1k FREQUENCY (Hz)
10k
100k
-0.3 -20
0
20
40
60
80
100 120 140 160 180
TIME (ns)
FIGURE 31. EQUIVALENT NOISE VOLTAGE vs FREQUENCY
FIGURE 32. SMALL SIGNAL STEP RESPONSE_RISE & FALL TIME
5 4 3 AMPLITUDE (V) 2 1 0 -1 -2
SUPPLY CURRENT (mA)
Vs =5V AV=+1 RF=0 RL=500 VOUT=4.0VP-P
12 10 8 6 4 2 0 1.0
AV=+1 RF=0 RL=500
TFALL = 944ps TRISE=958ps
-3 -20
NOTE: The curve showed positive current. The negative current was the same. 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 SUPPLY VOLTAGE (V)
0
20
40
60
80
100 120 140 160 180
TIME (ns)
FIGURE 33. LARGE SIGNAL STEP RESPONSE_RISE & FALL TIME
FIGURE 34. SUPPLY CURRENT vs SUPPLY VOLTAGE
5000
AMPLITUDE (dBm)
SLEW RATE (V/s)
AV=+2 4500 RF=RG=255 RL=500 4000 VOUT=4VP-P 3500 3000 2500 2000 1500 1000 2.0 2.5
NEGATIVE SLEW RATE
POSITIVE SLEW RATE
Vs =5V 0 AV=+5 -10 RF=1600 RL=100 -20 C =15pF L -30 f1=4dBm -40 @ 0.95MHz -50 2f1-f2=-72.7dBm -60 @ 0.85MHz -70 -80 -90 -100 0.8
10
Delta IM=(4)-(-73)=77dB IP3=4+(77/2)=42.5dBm f2=4.1dBm @ 1.05MHz
2f2-f1=-73dBm @ 1.15MHz
3.0 3.5 4.0 4.5 5.0 SUPPLY VOLTAGES (V)
5.5
6.0
0.9
1.0 FREQUENCY (MHz)
1.1
1.2
FIGURE 35. SLEW RATE vs SUPPLY VOLTAGES
FIGURE 36. THIRD ORDER IMD INTERCEPT (IP3)
11
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Typical Performance Curves
(Continued)
60 55 50 45 IP3 (dBm) 40 35 30 25 20 15 10 1 10 FREQUENCY (MHz) 100 Vs =5V AV=+5 RF=1600 RL=100 CL=15pF
FIGURE 37. THIRD ORDER IMD INTERCEPT vs FREQUENCY
1.4 POWER DISSIPATION (W)
JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD
1 POWER DISSIPATION (W)
JEDEC JESD51-3 LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD
1.2 1.136W 1 1.087W 0.8 0.6 543mW 0.4 0.2 0 0
1.116W
SO8 JA=110C/W QSOP16 JA=112C/W
0.8
791mW 781mW
QSOP16 JA=158C/W SO8 JA=160C/W MSOP8/10 JA=206C/W
0.6
607mW 488mW SOT23-5/6 JA=256C/W
0.4
SOT23-5/6 JA=230C/W 25 50
MSOP8/10 JA=115C/W
0.2
75 85 100
125
150
0
0
25
50
75 85 100
125
150
AMBIENT TEMPERATURE (C)
AMBIENT TEMPERATURE (C)
FIGURE 38. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE
FIGURE 39. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE
12
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 MSOP Package Outline Drawing
13
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 SO Package Outline Drawing
14
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 SOT-23 Package Outline Drawing
15
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 QSOP Package Outline Drawing
NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp
16
FN7332.5 October 26, 2005
EL5104, EL5105, EL5204, EL5205, EL5304 Small Outline Transistor Plastic Packages (SC70-5)
D
P5.049
VIEW C
e1
5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE INCHES MILLIMETERS MIN 0.80 0.00 0.80 0.15 0.15 0.08 0.08 1.85 1.80 1.15 MAX 1.10 0.10 1.00 0.30 0.25 0.22 0.20 2.15 2.40 1.35 6 6 3 3 4 NOTES -
5 E 1 2 3
4 C L C L E1
SYMBOL A A1 A2 b b1
MIN 0.031 0.000 0.031 0.006 0.006 0.003 0.003 0.073 0.071 0.045
MAX 0.043 0.004 0.039 0.012 0.010 0.009 0.009 0.085 0.094 0.053
e
C L 0.20 (0.008) M C L C
b
c c1
C
D E E1
A
A2
A1
SEATING PLANE -C-
e e1 L L1
0.0256 Ref 0.0512 Ref 0.010 0.018
0.65 Ref 1.30 Ref 0.26 0.46
0.017 Ref. 0.006 BSC 0o 5 0.004 0.004 0.010 8o
0.420 Ref. 0.15 BSC 0o 5 0.10 0.15 0.25 8o
0.10 (0.004) C
L2
WITH PLATING c b b1 c1
5
N R R1 NOTES:
Rev. 2 9/03
BASE METAL
1. Dimensioning and tolerances per ASME Y14.5M-1994.
4X 1 R1 R GAUGE PLANE SEATING PLANE C L1 4X 1 VIEW C L
2. Package conforms to EIAJ SC70 and JEDEC MO-203AA. 3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs. 4. Footlength L measured at reference to gauge plane. 5. "N" is the number of terminal positions. 6. These Dimensions apply to the flat section of the lead between 0.08mm and 0.15mm from the lead tip. 7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.
L2
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 17
FN7332.5 October 26, 2005

▲Up To Search▲

Price & Availability of EL5205IY-T13

	To Download EL5205IY-T13 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .